Introduction	Introduction
Connection Networks Multiprocessor Cache Coherence Shared Memory Consistency Hardware Support for S	Connection Metwork Multiprocessor Cache Coherence Shared Memory Consistency Hardware Support Cache Coherence Protocols
Atomic CISC Instructions	Load/Store RMW Primitives
 atomic read-modify-write (RMW) instructions test a certain condition σ referring to some memory addresses if σ holds, modify (some of) the memory addresses particular instances particular instances atomic test-and-set instructions atomic fetch-and-increment atomic fetch-and-decrement old fashioned, not in spirit of modern load/store architectures 	 load/store architectures offer other RMW primitives to guarantee exclusive access to a memory address instruction pairs I₁, I₂ are used I₁ starts a critical code region by noting some information about the memory address that has to be protected critical code instructions between I₁ and I₂ I₂ checks by consulting information written by I₁ whether the execution from I₁ to I₂ had exclusive access to the considered memory address if so, proceed execution otherwise do something else (usually retry)
· ㅁ · · 중 · · 돈 · 돈 · 돈 · 돈 · 오. · · · · · · · · · · · · · · · · ·	· □ · · (문 · · ミ · ミ · ミ · · · · · · · · · · · ·
Introduction Connection Networks Multiprocessor Cache Coherence Problem Shared Memory Consistency Shared Memory Consistency Hardware Support for Synchronization	Introduction Connection Networks Multiprocessor Cache Coherence Problem Shared Memory Consistency Reference Shared Memory Consistency Reference Problem
Load/Store RMW Primitives	Semantics of Load/Store RMW Primitives
	• $\mathcal{I}_1 := LL rt, c(rs)$ does the following
\bullet how can instructions \mathcal{I}_1 and \mathcal{I}_2 be implemented?	$\begin{array}{l} next(Reg[rt]) := Mem[c + Reg[rs]];\\ next(L) := c + Reg[rs]; \end{array}$
• consider MIPS instruction set	• cache controller executes the following in each cycle
• $L_1 := LL rt, c(rs)$ is called load linked • load Mem[c + Reg[rs]] to Reg[rt]	if $(WriteOnBus\&(L = AdrOnBus))$ next(L) := 0;
• store address $c + \text{Reg}[rs]$ in a special register L	• finally, $\mathcal{I}_2 \equiv SC rt, c(rs)$ does the following
 ⊥₂ ≡ SC rt,c(rs) is called store conditional if L ≠ 0, store Reg[rt] to memory address Mem[c + Reg[rs]] and set Reg[rt] := 1 if L = 0, set Reg[rt] := 0 	$\label{eq:constraints} \begin{array}{l} \mbox{if } (L \neq 0) \ \{ & \mbox{next}(Mem[c+Reg[rs]]) = Reg[rt]; \\ & \mbox{next}(Reg[rt]) := 1; \\ \mbox{else next}(Reg[rt]) := 0; \end{array}$
< ㅁ > < đ > < 흔 > 《 큰 > · 《 큰 > · 관 16 · 카이이아· 82/163	$ \stackrel{\text{\tiny \sim}}{\longrightarrow} \ \text{the cache controller helps \mathcal{I}_2 to detect if there has been a write to Mem[L] between the execution of \mathcal{I}_1 and \mathcal{I}_2 and $\mathcal{I}_$

Introduction Connection Networks Multiprocessor Cache Coherence Shared Memory Consistency References	Cache Coherence Problem Snooping Based Protocols Directory-Based Cache Coherence Protocols Hardware Support for Synchronization			
Implementing Other Atomic Primitives				

• example: exchange contents of Reg[4] and Mem[Reg[1]]

try:	OR R3,R4,R0	; Reg[3] := Reg[4]
	LL R2,0(R1)	; load and protect Mem[Reg[1]]
	SC R3,0(R1)	; try Mem[Reg[1]] := Reg[3]
	BEQZ R3,try	; if not atomically executed, retry
	ADD R4,R2,R0	; $Reg[4] := Reg[2]$

Introduction Connection Networks Multiprocessor Cache Coherence Shared Memory Consistency References	Cache Coherence Problem Snooping Based Protocols Directory-Based Cache Coherence Protocols Hardware Support for Synchronization	
Implementing Other Atomic Primitives		

• example: fetch-and-increment memory location

try:	LL R2,0(R1) ADDIU R3,R2,#1	; load and protect Mem[Reg[1]] ; increment Reg[2]
	SC R3,0(R1) BEQZ R3,try	; try Mem[Reg[1]] := Reg[3] ; if not atomically executed, retry



- the following could happen:
 - if all processes reached the barrier, release is set to 1
 - process P_1 goes ahead and iterates the loop body, while the
 - other processes do not proceed their execution ${\scriptstyle \bullet}\,$ in the worst case, P_1 reaches the barrier again, before the last
 - process of the previous iteration has passed the barrier
- $\rightsquigarrow\,$ a fast process can trap a slow process in the barrier by resetting release

counter := counter + 1; $if \; {\rm counter}{=} N \; then \;$ counter := 0;release := evenoddend; unlock(counterlock);

await(release=evenodd)

lock(counterlock);

- the problem
- alternatingly, the processes wait either until release = 0 or release = 1 holds
- previous and new barrier synchronization due to a loop are no longer mixed up
- still possible that one process reaches barrier again before another has even left it

• however, this time the slow one can still leave the barrier

Bus Arbitration Bus Arbitration

< □ > < 중 > < 분 > < 분 > 분) 등 원일 등 원인 (163

- several processors may wish to access the bus
- →→ arbitration required to manage access to the shared bus
- arbiters are implemented as hardware circuits (bus controller)
- simplest form: arbitration with static priorities
 - processors P_1, \ldots, P_n have priorities $1, \ldots, n$
 - processor with highest priority yields the bus
 - problem: unfair arbitration P_n may always use the bus

- fairness can be obtained by dynamic priorities
- simplest form: token ring

 - a token is sent from P_i to P_{(i mod n)+1}
 processor P_i with token yields the bus, if P_i wants to do so
 - problem: if only one P_i wants access to the bus, it may have to wait n cycles to receive the access, although the bus is available
- \rightsquigarrow combination of static and dynamic priorities recommended

Multi Multiprocessor Cache C Shared Memory Co **Bus Arbitration Memory Consistency Models** • combination of static and dynamic priorities • again, send a token from P_i to $P_{(i \mod n)+1}$ • assume P_i currently has the token • P_j is granted access to the bus iff • either $i \leq j$ and no P_k with $i \leq k < j$ requests the bus

- $\bullet~$ or neither a P_k with $i \leq k \leq n$ nor a P_k with $1 \leq k < j$ requests the bus
- \rightsquigarrow in principle, priorities are changed by token moves
- \rightsquigarrow fair and efficient arbitration
- ullet in the worst case, still n-1 cycles have to be awaited for access

<ロ><ラ><ラ><ラ><ラ><ラ><ラ><ラ><ラ><ラ>< 92/163

• initially, $x_1 = x_2 = 0$ are both in the caches of P_1 and P_2

processor P_1	processor P_2
$y_1 := 0;$	$y_2 := 0;$
do	do
$y_1 := y_1 + 1;$	$y_2 := y_2 + 1;$
$x_1 := 1$	$x_2 := 1;$
while $(x_2 \neq 0)$	while $(x_1 \neq 0)$

- the messages of the writes $x_i := 1$ are sent by the directories
- assume each P_i proceeds execution (with outdated value x_i)
- \rightsquigarrow $(y_1, y_2) \in \{(1, 1), (1, 2), (2, 1), (2, 2)\}$ possible!

<ロ> < 日> < 日> < こ> < こ> < こ> < こ> こ) つへで 93 / 163

Introduction Connection Networks Multiprocessor Cache Coherence Shared Memory Consistency Shared Memory Consistency Shared Memory Consistency Steinke-Nutt Hierarchy	Introduction Connection Vetworks Multiprocessor Cache Coherence Shared Memory Consistency Steinke-Nutt Hierarchy References
Memory Consistency Models	Sequential Consistency
 memory consistency models determine the semantics of parallel execution several consistency models are used by multiprocessors sequential consistency weak consistency release consistency depending on the consistency model, updates from one processor may not be immediately visible to all processors instead, other processors may notice the update only after some time or after some explicit synchronization operations 	 sequential consistency load/stores of different processes may be arbitrarily interleaved however, execution of a load/store can only be started if other load/store executions terminated and all updates are acknowledged this holds trivially for snooping based protocols however, directory based protocols require acknowledge messages to implement sequential consistency in order to know that a previous load/store is done using sequential consistency, the previous program can not end with y₁ = y₂ = 2
<ロ・ (費)、 (注)、 (注)、 (注)、 (注)、 94/163	<ロ>・(グ)・(き)・(き)・(き)・(き)・(う)へ() 95/163

Connection Networks Multiprocessor Cache Coherence Shared Memory Consistency References	Memory Consistency Models Formal Definitions Steinke-Nutt HierarChy
Weak Consistency	

٥	sequential	consistency	is	often	too	inefficient	
---	------------	-------------	----	-------	-----	-------------	--

• since it requires to send a lot of acknowledge messages → weaker consistency model have been considered

- several load/stores may be pending in messages of the network • explicit synchronization mechanisms guarantee that all
- load/stores are done • memory consistency is only given after such synchronization steps
- further references [2, 49, 63]

Introduction Connection Networks Multiprocessor Cache Coherence Shared Memory Consistency References	Memory Consistency Models Formal Definitions Steinke-Nutt Hierarchy
Steinke-Nutt Hierarchy of	Memory Models

- Steinke and Nutt [96] present a categorization of weak memory models
- to this end, a fixed number of processes $\mathcal{P} = \{p_1, \dots, p_m\}$ working on shared variables $\mathcal{V} = \{x_1, \ldots, x_n\}$ are considered
- each process $p \in \mathcal{P}$ performed a set of read/write actions: $\alpha_1 \preceq_p \ldots \preceq_p \alpha_{n_p}$
- note: each \leq_p is transitive, but we only draw a few lines
- different memory consistency models are defined on this basis
- also, [96] defined a lattice of memory consistency models by orthogonal consistency properties in a systematic way

<ロト < 香 ト < 言 ト < 言 ト 美国 の Q () 96 / 163