

TSO Robustness 1	2
TSO Robustness 2	10
TSO Robustness 3	15
TSO Robustness 4	21
TSO Robustness 5	25

## 10. Robustness against Total Store Ordering

(Bouajjani, M., Höhlmann, ICALP 2011)

(Bouajjani, Dereviente, M., ESOP 2013)

- Claim:
- Programmers think in terms of sequential consistency
  - Hence, behavior that deviates from SC should be considered a programming error.

- Correction criterion:
- The program behavior under TSO should coincide with the SC behavior:

$$\beta_{TSO}(P) = \beta_{SC}(P).$$

- In this case, the program is called robust against (execution under) TSO.

### Motivation of behaviour:

#### Trade-off:



- ↳ Want a weak correspondence between TSO and SC to maximise the benefits of relaxed executions
- ↳ The weaker the correspondence between TSO and SC, the harder it is to check the correspondence.

(Analogue:

Language equivalence  $=_L$  between finite automata  
is PSPACE-complete

while

the stronger bisimulation equivalence  $=_B$  is in PTIME



)

## Options:

- State-based robustness:  $\text{Reach}_{\text{TSO}}(P) = \text{Reach}_{\text{SC}}(P)$ 
  - ↳ very good: weak notion that allows for quite relaxed executions.
  - ↳ bad: as hard to check as reachability under TSO.
- (Happens-before) Trace-based robustness:  $\text{Traces}_{\text{TSO}}(P) = \text{Traces}_{\text{SC}}(P)$ 
  - ↳ good: still quite relaxed executions possible
  - ↳ very good: only PSPACE-complete.

Goal:

- (1). Show that trace-based robustness is decidable, actually PSPACE-complete.
- Reduce trace-based robustness to classic SC reachability.
- (2) Develop an algorithm that turns a non-robust program into a robust one.

## 10.1 Traces and Robustness

- To define robustness, we define (SC-) happens-before traces
  - To define happens-before traces, we define computations under SC and under TSO.
  - To define computations, we label the transition relation by actions from
- $$\text{ACT} := \text{TID} \times \{\text{iss}, \text{loc}\} \cup \{\text{ld}, \text{st}\} \times \text{DOM} \times \text{DOD}$$

Definition:

The labelled TSO transition relation

$$\rightarrow_{\text{TSO}} \subseteq \text{CF} \times \text{ACT} \times \text{CF}$$

is defined by the following rules, which assume  $c = (pc, val, buf)$  with  $pc(t) = l$  with  $l : \langle inst \rangle \geq \underline{get} l'$   
 and  $pc' := pc[t := l']$ :

$$\langle inst \rangle = r \leftarrow \text{mem}[r'], a = \text{val}(r')$$

$$buf(t) \downarrow (a = *) = (a = v). \beta$$

(EARLY)

$$c \int \frac{(l, ld, a, v)}{\xrightarrow{\text{TSO}}} (pc', \text{val}[r := v], buf)$$

$$\langle inst \rangle = r \leftarrow \text{mem}[r'], a = \text{val}(r'), v = \text{val}(a)$$

$$buf(t) \downarrow (a = *) = \epsilon$$

(LOAD)

$$c \int \frac{(l, ld, a, v)}{\xrightarrow{\text{TSO}}} (pc', \text{val}[r := v], buf)$$

(STORE)

$$\frac{\langle inst \rangle = \text{mem}[r] \leftarrow r', a = \text{val}(r), v = \text{val}(r')}{c \int \frac{(\epsilon, imu)}{\xrightarrow{\text{TSO}}} (pc', \text{val}, buf[t := (a = v). buf(t)])}$$

(UPDATE)

$$\frac{buf(t) = \beta. (a = v)}{c \int \frac{(\epsilon, st, a, v)}{\xrightarrow{\text{TSO}}} (pc, \text{val}[a := v], buf[t := \beta])}$$

The remaining transitions are labelled by  $(t, loc)$ .

The set of TSO computations is

$$C_{\text{TSO}}(P) := \{ \tilde{\tau} \in \text{ACT}^* \mid \text{so} \xrightarrow{\tilde{\tau}} \text{TSO}^S \text{ for some } S = (pc, val, buf) \text{ with } buf(t) = \epsilon \text{ for all } t \in \text{TID} \}$$

For sequential consistency (SC),

stores are not buffered — to be precise, buffered and immediately flushed.

So  $C_{\text{SC}}(P)$  is a special case of the TSO computations.

## Example (Dekker = Store buffering (SB))

$l_0 : \text{mem}[x] \leftarrow 2; \text{goto } l_1;$      $l_0' : \text{mem}[y] \leftarrow 1; \text{goto } l_1';$   
 $l_1 : r_1 \leftarrow \text{mem}[y]; \text{goto } l_2;$      $l_1' : r_2 \leftarrow \text{mem}[x]; \text{goto } l_2';$

TSO computation:

$$\tilde{\tau} = (t_0, \text{isu}). (t_1, \text{ld}, y, 0). (t_2, \text{su}). (t_2, \text{st}, y, 1). (t_2, \text{ld}, x, 0). (t_1, \text{st}, x, 1)$$

## Definition (Trace):

Consider  $\tilde{\tau} \in \text{TSO}(P).$

The trace  $\text{Tr}(\tilde{\tau})$  is a node-labelled graph

$$\text{Tr}(\tilde{\tau}) := (N, \lambda, \rightarrow_{po}, \rightarrow_{st}, \rightarrow_{src})$$

with

- set of nodes  $N$
- labelling  $\lambda: N \rightarrow \text{FTCT}$
- $\rightarrow_{po}, \rightarrow_{st}, \rightarrow_{src} \subseteq N \times N$

program-order, store-order (coherence relation),  
and source-relation (reads-from)

The definition is by induction on the length  
of the computation:

↪ Empty word  $\epsilon \rightsquigarrow$  empty trace

↪ Assume  $\text{Tr}(\tilde{\tau}) = (N, \lambda, \rightarrow_{po}, \rightarrow_{st}, \rightarrow_{src}).$

Then  $\text{Tr}(\tilde{\tau}. \text{act}) = (N \cup \{n\}, \lambda', \rightarrow'_{po}, \rightarrow'_{st}, \rightarrow'_{src}),$

where the choice of node  $n$   
depends on the type of act:

act =  $(d, st, a, v)$ :

Let  $n$  be the minimal node in  $\rightarrow^t_{po}$

labelled by  $\lambda(n) = \text{isu}.$

Set  $\lambda' := \lambda[n := \text{act}]$  and  $\rightarrow'_{po} := \rightarrow_{po}$ .

// If we have a store, we use the moment  
the action was issued.

act  $\neq (t, st, a, v)$ :

Add a fresh node  $n \notin N$  to the base.

Set  $\lambda' := \lambda \cup \{(n, \text{act})\}$ ,

$\rightarrow'_{po} := \rightarrow_{po} \cup \{(\max(\rightarrow_{po}^t), n)\}$ .

Store order  $\rightarrow'_{st}$ :

Only updated for stores  $(t, st, a, v)$ :

$\rightarrow'_{st} := \rightarrow_{st} \cup \{(\max(\rightarrow_{st}^a), n)\}$

Not changed otherwise.

Source relation  $\rightarrow'_{src}$ :

Only updated for loads and stores:

Load  $(t, ld, a, v)$ :

$\rightarrow'_{src} := \rightarrow_{src} \cup \{(\max(\rightarrow_{src}^a), n)\}$ .

Store  $(t, st, a, v)$ :

Update the source relation for all loads  
that read early from this store:

$\forall m \in N$  with  $n \rightarrow_{po}^+ m$  and  $\lambda(m) = (t, ld, a, v)$ :

$\rightarrow'_{src} := (\rightarrow_{src} \setminus \{(*, m)\}) \cup \{(n, m)\}$ .

Consider  $\text{Tr}(\tau) = (N, \lambda, \rightarrow_{po}, \rightarrow_{st}, \rightarrow_{src})$ .

The conflict relation (from-read)  
is derived from  $\rightarrow_{src}$  and  $\rightarrow_{st}$ .

We define

$ld \rightarrow_{cf} st$  if  $\exists st': st' \rightarrow_{src} ld$  and  $st' \rightarrow_{st} st$ .

or  $ld$  loads the initial value  
and  $st$  is the first store on the addit.

Illustration:



The (SC-) happens-before relation of the trace

is

$$\rightarrow_{hb} := \rightarrow_{po} \cup \rightarrow_{ld} \cup \rightarrow_{src} \cup \rightarrow_{cf}.$$

Let  $\text{Tr}_{\text{TSO/SC}}(P) := \text{Tr}(\mathcal{C}_{\text{TSO/SC}}(P))$  denote


the set of all TSO/SC traces of P.

Example:

Consider

$$T = (t_1, \text{isu}), (t_1, \text{ld}, y, 0), (\underline{t_2, \text{isu}}), (\underline{t_2, \text{st}}, y, \underline{1}), (\underline{t_2, \text{ld}}, x, 0), (t_1, \text{st}, x, 1)$$

The corresponding trace + conflict relation is



The decision problem we tackle is the following:

Definition (Robustness):

Given: A parallel program P.

Problem: Does  $\text{Tr}_{\text{TSO}}(P) = \text{Tr}_{\text{SC}}(P)$  hold?

Note:

This notion of trace-based robustness is really stronger than state-based robustness:

Lemma:

If  $\text{Tr}_{\text{TSO}}(P) = \text{Tr}_{\text{SC}}(P)$  then  $\text{Reach}_{\text{TSO}}(P) = \text{Reach}_{\text{SC}}(P)$ .

The reverse implication does not hold.

### Note:

- ↪ Inclusion  $\text{Tr}_{\text{SC}}(P) \subseteq \text{Tr}_{\text{TSO}}(P)$  always holds,  
have to check the reverse inclusion.
- ↪ How to check  $\text{Tr}_{\text{TSO}}(P) \subseteq \text{Tr}_{\text{SC}}(P)$ ?  
(Cannot complement an automaton.)

### Characterisation of robustness:

- ↪ Computation  $\bar{C} \in \text{G}_{\text{TSO}}(P)$  is called violating if  $\text{Tr}(\bar{C}) \notin \text{Tr}_{\text{SC}}(P)$ .
- ↪ Observe that violating computations employ cyclic accesses to addresses that SC is unable to serialize.
- ↪ These cyclic accesses are made visible by the conflict relation.

Lemma (Shasha & Smir, TOPLAS 1988):

Consider  $\text{Tr}(\bar{C}) \in \text{Tr}_{\text{TSO}}(P)$ .

Then  $\text{Tr}(\bar{C}) \in \text{Tr}_{\text{SC}}(P)$  iff  $\rightarrow_{hb}$  is acyclic.


### Proof:

- $\Rightarrow$  " SC only generates computations with acyclic hb-relation.
- $\Leftarrow$  Every partial order can be extended to a total order.  
This total order is an SC computation. □

### Comment:

- ↪ Result of Shasha & Smir is semantical,  
does not provide an algorithm to find cyclic traces.
- ↪ Our main goal is to show  
that cyclic traces can be found in PSPACE.

## Approach:



- (1) Understand shape of minimal robustness violations  
(locality result for TIO: only a single thread has to delay stores).
- (2) Devise an algorithm to detect violations of this shape.

Combines

- combinatorial reasoning for (1)
- with
- algorithm design for (2).

## 10.2 Minimal Violations and Locality:

Goal: Show that in a minimal violation  
only a single thread records its actions.

Definition (Minimal violation):

(consider  $\tilde{\tau} = \alpha \cdot \beta \cdot \gamma \in C_{TSO}(P)$ )

with  $\text{thread}(\alpha) = t = \text{thread}(\beta)$ .

- Then the distance of  $a$  and  $b$  in  $\tilde{\tau}$

$$d_{\tilde{\tau}}(a, b) := |\beta \downarrow t|.$$

- The number of delays in  $\tilde{\tau}$  is

$$\#(\tilde{\tau}) := \sum_{\substack{\text{corresponding} \\ \text{isu}, st \in \tilde{\tau}}} d_{\tilde{\tau}}(\text{isu}, st).$$

- If violating computation  $\tilde{\tau}$  is minimal  
if  $\#(\tilde{\tau})$  is minimal among all violating computations.

Note:  
Program  $P$  is not robust iff it has a minimal violation.

Lemma 1 (Delays in minimal violations are required):

(consider  $\tilde{\tau} = \alpha \cdot \text{isu} \cdot \beta \cdot \text{st} \cdot \gamma \in C_{TSO}(P)$  a minimal violation  
with  $\text{isu}, \text{st}$  from the same instruction of thread  $t$ .)

Then  $\beta \downarrow t = \epsilon$

or  $\beta \downarrow t = \beta' \cdot \text{ld} \cdot \beta''$  with  $\text{addr}(\text{ld}) \neq \text{addr}(\text{st})$   
and  $\beta''$  contains only stores.

Proof: Suppose  $\beta$  contains one or more actions of thread  $t$ .

- If all actions of  $t$  in  $\beta$  are stores,

then also  $\tilde{\tau}' = \alpha \cdot \beta' \cdot \text{isu} \cdot \text{st} \cdot \gamma \in C_{TSO}(P)$ .

The computation has the same trace as  $\tau$ ,  
but

$$\#(\tau') < \#(\tau). \quad \text{by minimality.}$$

- Let  $a$  be the last non-store action in  $\beta \setminus \beta_2$ :

$$\beta = \beta_1 \cdot a \cdot \beta_2.$$

This means all actions of  $t$  in  $\beta_2$  are stores.  
The remaining actions belong to other threads.

- Since store actions cannot be delayed past a fence,  
 $a$  is (1) issue, (2) local action, (3) or load.

In case (1), (2), and (3) with early load

$$(\text{addr}(a) = \text{addr}(st)),$$

delaying  $st$  past  $a$  can be avoided:

$$\tau' := \alpha \cdot \text{isu} \cdot \beta_1 \cdot \beta_2 \cdot st \cdot a. \quad \gamma \in T_{\text{ISO}}(P).$$

Again  $T_r(\tau') = T_r(\tau)$  and  $\#(\tau') < \#(\tau)$ .  $\square$

Goal: Detect happens-before cycles in a trace (graph structure)  
on the computation (linear structure).  $\square$

Definition (Happens before through):

Let  $\tau = \alpha \cdot a \cdot \beta \cdot b \cdot \gamma \in T_{\text{ISO}}(P)$ .

Then  $a$  happens before  $b$  through  $\beta$

if there is a subsequence  $c_1, \dots, c_n$  of  $\beta$

with

$c_i \rightarrow_{hb} c_{i+1}$  or  $c_i \rightarrow_{po}^* c_{i+1}$  for  $0 \leq i < n$   
with  $c_0 := a$   
and  $c_{n+1} := b$ .

Lemma 2 (Happens before Through is stable under insertion):

Consider  $\tau = \alpha.a.\beta.b.\gamma$

and  $\tau' = \alpha'.a'\beta'.b'\gamma' \in \text{TSO}(\mathcal{P})$

so that  $\tau \downarrow t = \tau' \downarrow t$  for all  $t \in \text{TID}$ .

Moreover, assume  $\beta$  is a subsequence of  $\beta'$ .

If  $a \rightarrow_{hs}^+ b$  through  $\beta$ , then  $a \rightarrow_{hs}^+ b$  through  $\beta'$ .

Proposition (Dichotomy):

Consider a minimal violation  $\tau = \alpha.a.\beta.b.\gamma \in \text{TSO}(\mathcal{P})$ .

Then

(1)  $a \rightarrow_{hs}^+ b$  through  $\beta$

or (2)  $\exists \tau' = \alpha.\beta_1.b.a.\beta_2\gamma \in \text{TSO}(\mathcal{P})$

so that

$$\text{Tr}(\tau') = \text{Tr}(\tau)$$

and  $\tau' \downarrow t = \tau \downarrow t$  for all  $t \in \text{TID}$ .

Proof:

Showing (1) or (2) is equivalent to  $\neg(1) \Rightarrow (2)$ ,  
which is what we prove.

We proceed by induction on the length of  $\beta$   
and strengthens the hypothesis:

We additionally show that  $\beta_2$  is a subsequence of  $\beta$ .

IIT: Then  $\tau = \alpha.a.b\gamma$  and  $a \rightarrow_{hs}^+ b$ .

$|\beta|=0$  • If  $\text{Thread}(a) = \text{Thread}(b)$ , then  $b \rightarrow_{po}^+ a$ .

Therefore,  $b$  is a store action which has been delayed past  $a$ .  
Swapping  $a$  and  $b$  will save the delay  
without changing the race. By minimality.

- If  $\text{Thread}(a) \neq \text{Thread}(b)$ , then either
    - ↳ one of the actions is local,
    - ↳ the actions access different addresses, or
    - ↳ both are loads.
- In all three cases, swapping the actions produces  $\tilde{\tau}'$  as required.

IS: Assume the statement holds for all  $\beta'$  with  $|\beta'| \leq n$ .

Consider  $\tilde{\tau} = \alpha.a.\beta.c.b.\gamma$  with  $|\beta.c| = n+1$ .

Since we assume  $a \rightarrow_{hs}^+ b$  through  $\beta.c$ ,

we have  $a \rightarrow_{hs}^+ c$  through  $\beta$  or  $c \rightarrow_{hs} b$ .

Let  $a \rightarrow_{hs}^+ c$  through  $\beta$ :

We apply the induction hypothesis to  $a$  and  $c$ .

This gives  $\tilde{\tau}' = \alpha.\beta_1.c.a.\beta_2.b.\gamma$

with  $\text{Tr}(\tilde{\tau}') = \text{Tr}(\tilde{\tau})$  and  $\beta_2$  a subsequence of  $\beta$ .

and  $\tilde{\tau}' \not\models \tilde{\tau} \not\models$  for all TID

If we had  $a \rightarrow_{hs}^+ b$  through  $\beta_2$  in  $\tilde{\tau}'$ ,

then also  $a \rightarrow_{hs}^+ b$  through  $\beta.c$  in  $\tilde{\tau}$ .

This holds by the induction hypothesis  
(that  $\beta_2$  is a subsequence of  $\beta$ )

together with Lemma 2,

and contradicts the assumption  $a \rightarrow_{hs}^+ b$  through  $\beta.c$ .

Hence, we can apply the hypothesis to  $a$  and  $b$  in  $\tilde{\tau}'$ .

This yields

$$\tilde{\tau}'' = \alpha.\beta_1.c.\beta_{21}ba\beta_{22}\gamma.$$

Again  $\text{Tr}(\bar{c}'') = \text{Tr}(\bar{c}')$  and  $\beta_{22}$  a  
and  $\bar{c}'' \downarrow t = \bar{c}' \downarrow t$  for all  $t \in \text{TID}$  subsequence of  $\beta_2$ .

Together:

- $\text{Tr}(\bar{c}'') = \text{Tr}(\bar{c})$
- $\bar{c}'' \downarrow t = \bar{c} \downarrow t$  for all  $t \in \text{TID}$
- $\beta_{22}$  is a subsequence of  $\beta_2$ ,  
which is a subsequence of  $\beta_1$ ,  
which is a subsequence of  $\beta.c$ ,  
so  $\beta_{22}$  is a subsequence of  $\beta.c$ .

Let  $c \rightarrow_{hs} b$ :

We apply the induction hypothesis to  $b$  and  $c$ .

This yields

$$\bar{c}' = \alpha \beta.b.c \delta$$

with  $\text{Tr}(\bar{c}') = \text{Tr}(\bar{c})$  and  $\bar{c}' \downarrow t = \bar{c} \downarrow t$  for all  $t \in \text{TID}$ .

We now apply the hypothesis to  $a$  and  $b$  in  $\bar{c}'$   
and get

$$\bar{c}'' = \alpha. \beta_1. b.a. \beta_2.c \delta$$

with  $\text{Tr}(\bar{c}'') = \text{Tr}(\bar{c}')$ ,  $\bar{c}'' \downarrow t = \bar{c}' \downarrow t$  for all  $t \in \text{TID}$ ,  
and  $\beta_2$  a subsequence of  $\beta$ .

Together,  $\text{Tr}(\bar{c}'') = \text{Tr}(\bar{c})$ ,  $\bar{c}'' \downarrow t = \bar{c} \downarrow t$  for all  $t \in \text{TID}$ ,  
and  $\beta_2.c$  is a subsequence of  $\beta.c$ . □

## Recapitulation:

Goal: Establish locality

In a minimal violation,  
only a single thread delays stores.

Tool: Happens-before through

Consider  $\bar{t}_1 a \bar{t}_2 b \bar{t}_3 \in C_{TSO}(P)$ .

Then a happens-before b through  $\bar{t}$


if there is a subsequence  $c_1, \dots, c_n$  of  $\bar{t}$

so that

$c_i \xrightarrow[sr, cf]{st} c_{i+1}$  or  $c_i \xrightarrow{po} c_{i+1}$

for all  $0 \leq i \leq n$  with  $c_0 := a$  and  $c_{n+1} := b$ .

## Illustration:



## Proposition (Dichotomy):

Consider a minimal violation  $\bar{t} = \bar{t}_1 a \bar{t}_2 b \bar{t}_3 \in C_{TSO}(P)$

Then

(1)  $a \xrightarrow{hb} b$  through  $\bar{t}_2$

or

(2) There is  $\bar{t}' = \bar{t}_1 \bar{t}_{21} b a \bar{t}_{22} \bar{t}_3 \in C_{TSO}(P)$

with  $Tr(\bar{t}) = Tr(\bar{t}')$

and  $\bar{t} \downarrow t = \bar{t}' \downarrow t$  for all  $t \in TID$ .

The proposition gives rise to the following principle for proving cycles:

"In a minimal violation, whenever a store is delayed past a load there is a happens-before cycle (that includes the two)."

Corollary:

Consider a minimal violation  $\tau = \tau_1.i_{1u}.\tau_2.l_1.\tau_3.st.\tau_4 \in \text{LBD}(\rho)$ , where  $st$  is the store corresponding to  $i_{1u}$ .

Then  $\text{Tr}(\tau)$  is cyclic.

Proof:

We show  $st \xrightarrow{\tau_0} ld \xrightarrow{\tau_3} st$ .

- The forward dependence holds since  $i_{1u}$  is issued before  $ld$ .

- For  $ld \xrightarrow{\tau_3} st$  we argue that  $ld \xrightarrow{\tau_3} st$  through  $\tau_3$ .

Indeed, with dichotomy we have

(1)  $ld \xrightarrow{\tau_3} st$  through  $\tau_3$

or (2) a reordering of  $ld$  and  $st$

that does not change the trace and the threads' computations.

If we reordered  $ld$  and  $st$  using (2),

then we would change

$\tau \xrightarrow{t} t$  with  $t = \text{thread}(ld) = \text{thread}(st)$ .

Hence, case (1) applies and gives  $ld$ -through.  $\square$

Theorem (Locality, Bouajjani, M., Möhlmann, ICALP '11):

In a minimal violation, only a single thread reorders its actions.

Proof:

Consider a minimal violation  $\tilde{\tau} \in C_{TSO}(P)$ .

Towards a contradiction,

suppose at least two threads delay stores.

- By lemma from last lecture,  
each store is delayed past a load of the same thread.

Let  $st_2$  be the overall last store

that was delayed in  $\tilde{\tau}$ .

Let  $st_2$  be from thread  $t_2$ .

Let  $lds_2$  be the overall last load

that was overtaken by  $st_2$ .

Similarly, let  $st_1$  be the overall last store

delayed in a thread  $t_1 \neq t_2$ .

Let  $lds_1$  be the last load overtaken by  $st_1$ .

- There are the following three situations:

$$(1) \quad \tilde{\tau} = \overbrace{\tilde{\tau}_1. lds_2. \tilde{\tau}_2. st_1. \tilde{\tau}_3}^{\tilde{\tau}_4} lds_2. \overbrace{\tilde{\tau}_4. st_2. \tilde{\tau}_5}^{st_1} \in C_{TSO}(P)$$

$$(2) \quad \tilde{\tau} = \overbrace{\tilde{\tau}_1. lds_2. \tilde{\tau}_2}^{\tilde{\tau}_3} lds_1 \overbrace{\tilde{\tau}_3. st_1}^{st_2} \overbrace{\tilde{\tau}_4. st_2. \tilde{\tau}_5}^{st_1} \in C_{TSO}(P)$$

$$(3) \quad \tilde{\tau} = \overbrace{\tilde{\tau}_1. lds_2}^{\tilde{\tau}_2} \overbrace{\tilde{\tau}_2. lds_1}^{\tilde{\tau}_3} \overbrace{\tilde{\tau}_3. st_1}^{st_2} \overbrace{\tilde{\tau}_4. st_2. \tilde{\tau}_5}^{st_1} \in C_{TSO}(P).$$

Case (1):

We argue that in this case  $\tilde{\tau}$  is not minimal  
and therefore the core does not apply.

Indeed, consider

$$\tilde{\tau}' := \tilde{\tau}_1. lds_1. \tilde{\tau}_2. st_2. \tilde{\tau}_5 \in C_{TSO}(P).$$

Here,  $T_1$  consumes stores of Thread  $t_2$   
that were issued before  $st_2$ .

- Then :

$\#(\tilde{\tau}') < \#(\tilde{\tau})$  as the delay of  $st_2$  are late  
is missing.

Moreover,

$Tr(\tilde{\tau}')$  is cyclic.

The reason is that

$ld_1 \rightarrow_{hb}^+ st_1$  through  $\tilde{\tau}_2$

continues to hold.

The only critical check here is

$c_i \rightarrow_{po}^+ C_{T_1}$ .

One can show that

- as long as  $\tilde{\tau}_2$  is not delayed
- and the resulting computation  $\tilde{\tau}'$  is feasible ( $c_{Gro}(P)$ ),

then hb-through continues to hold.

Together,  $\#(\tilde{\tau}') < \#(\tilde{\tau})$

and  $Tr(\tilde{\tau}')$  cyclic contradicts minimality of  $\tilde{\tau}$ .

Case (2):

Again, the case would imply that  $T$  is not minimal  
and can therefore not occur.

- Starting from  $ld_2$ , Thread  $t_2$  does not do actions  
except delayed stores, until  $st_2$  (this was a lemma  
last time).

Therefore,  $ld_2$  and all program-order late actions of  $t_2$   
can be removed without affecting feasibility of the computation.

To be precise, we also have to remove  $\overline{t}_5$ ,  
because other threads may load from stores of  $t_2$   
that are program-order later than the:

$$\overline{t}' := \overline{t}_1. \overline{t}_2. \text{ld}_{t_2}. \overline{t}_3. \text{st}_{t_2}. \overline{t}_4. \text{st}_{t_2} \in \text{TSO}(P).$$

- Then

$$\#(\overline{t}') < \#(\overline{t}).$$

Moreover,

$\text{Tr}(\overline{t}')$  is cyclic

due to  $\text{ld}_{t_1} \rightarrow_{hs} \text{st}_{t_2}$  through  $\overline{t}_3$ .

{ minimality of  $\overline{t}$ .

### Case (3):

Again we done a contradiction to minimality of  $\overline{t}$ .

Remember

$$\overline{t} = \overline{t}_1. \text{ld}_{t_1}. \overline{t}_2. \text{ld}_{t_2}. \overline{t}_3. \text{st}_{t_2}. \overline{t}_4. \text{st}_{t_2}. \overline{t}_5 \in \text{TSO}(P).$$

- First, we ditch  $\overline{t}_5$ .

Then we ditch all actions from  $\overline{t}_4$

that do not belong to thread  $t_2$ :

$$\overline{t}' := \overline{t}_1. \text{ld}_{t_2}. \overline{t}_2. \text{ld}_{t_2}. \overline{t}_3. \text{st}_{t_2}. (\overline{t}_4 \setminus t_2). \text{st}_{t_2} \in \text{TSO}(P).$$

If this does not change  $\overline{t}_2 \text{ld}_{t_2} \overline{t}_3$ ,

we still have

$\text{ld}_{t_1} \rightarrow_{hs} \text{st}_{t_2}$  through  $\overline{t}_2 \text{ld}_{t_2} \overline{t}_3$

and  $\text{st}_{t_1} \rightarrow_{po} \text{ld}_{t_2}$ .

So

$\text{Tr}(\overline{t}')$  is cyclic.

• Moreover, deleting actions does not introduce recordings.

Therefore,

$$\#(\tilde{\tau}') \leq \#(\tilde{\tau}).$$

Together, also  $\tilde{\tau}'$  is a minimal violation.

- We apply dichotomy again and get

$$ld_2 \xrightarrow{+_{hb}} sl_2 \text{ through } \tilde{\tau}_3, sl_2, (\tilde{\tau}_4 \& t_2).$$

Moreover,

$$sl_2 \xrightarrow{+_{po}} ld_2.$$

- Now,  $ld_2$  is the program-order last action of thread  $t_2$  in  $\tilde{\tau}'$ .

We delete it and get

$$\tilde{\tau}'' := \tilde{\tau}_1 \tilde{\tau}_2 ld_2 \tilde{\tau}_3 sl_2 (\tilde{\tau}_4 \& t_2) sl_2 \in G_{T_0}(P).$$

Then

$$\#(\tilde{\tau}'') < \#(\tilde{\tau}') \leq \#(\tilde{\tau}).$$

Moreover,

$Tr(\tilde{\tau}'')$  is cyclic as the cycle

$$sl_2 \xrightarrow{+_{po}} ld_2 \xrightarrow{+_{hs}} sl_2 \text{ remains.}$$

↳ minimality of  $\tilde{\tau}$ .

□

### 10.3 Attacks on Robustness

Know: If robustness breaks,  
then one thread delays actions.

Show: There are two instructions (a store and a load)  
where a delay yields a cycle.

## 10.3 17 Attacks on Robustness

Goal: Rephrase robustness in terms of a simple problem:  
absence of feasible attacks.

Definition (Attack):

- An attack is a triple  $\bar{A} = (t_A, \text{stinst}, \text{ldest})$

consisting of

↳ a thread  $t_A \in \text{TID}$ , called attacker.

↳ a store instruction  $\text{stinst}$  in  $t_A$ , and

↳ a load instruction  $\text{ldest}$  in  $t_A$ .

- A TSO witness of  $\bar{A}$  is a computation of the form

$$\tau = \overline{\tau}_1 \cdot \text{issu}t_A \cdot \overline{\tau}_2 \cdot \text{ldest} \cdot \overline{\tau}_3 \cdot \text{st}_A \cdot \overline{\tau}_4$$

so that

(W1) Only the attacker delays stores

(W2) Store  $\text{st}_A$  is an instance of  $\text{stinst}$ .

It is the first store of the attacker  
that is delayed.

Load  $\text{ldest}$  is an instance of  $\text{ldest}$ .

It is the last action of the attacker  
overruled by  $\text{st}_A$ .

↳ So  $\overline{\tau}_2$  contains loads, assignments, asserts, and issues,

but no sources and stores of the attacker.

↳ It may contain arbitrary actions from the other threads,  
called helpers.

(W3) For all actions  $\text{act}$  in  $\text{ldest} \cap \text{st}_A$  we have  $\text{ld} \rightarrow_{\text{hb}}^* \text{act}$ .  
Here, an issue of a helper is counted as one action  $\text{act}$ .

(W4) Sequence  $\tau_4$  only consists of stores of the attacker that were issued before  $ld_{\text{A}}$  and have been delayed.

(W5) All these stores of  $\tau_4$  satisfy  $\text{addr}(\text{st}) \neq \text{addr}(ld_{\text{A}})$ , which means  $ld_{\text{A}}$  has not read its value early.

If a TSO witness for  $\Pi$  exists, the attack is called feasible.

Example (Dekker = SP):

$l_0: \text{mem}[x] \leftarrow 1 \text{ goto } l_1; \parallel l_0': \text{mem}[y] \leftarrow 1 \text{ goto } l_1';$   
 $l_1: r_1 \leftarrow \text{mem}[y] \text{ goto } l_2; \parallel l_1': r_2 \leftarrow \text{mem}[x] \text{ goto } l_2';$

There is an attack  $\Pi = (t_1, \text{stinst}, ld_{\text{inst}})$

with  
 $\text{stinst} = \text{the store at } l_0$   
 $ld_{\text{inst}} = \text{the load at } l_2$ .

If TSO witness of the attack is

$$\tau = (t_1, \text{isu}). \underbrace{(t_1, \text{ld}, y, 0)}_{\text{isusto}}. \underbrace{(t_2, \text{isu})}_{\text{ldA}}. \underbrace{(t_2, \text{st}, y, 1)}_{\text{"}}. \underbrace{(t_2, \text{ld}, x, 0)}_{\text{"}}. \underbrace{(t_2, \text{st}, x, 1)}_{\text{stA}}$$

So attack  $\Pi$  is feasible.

The program contains a symmetric attack  $\Pi'$  with  $t_2$  as the attacker.

Theorem (Characterisation of robustness with attacks):  
Program  $P$  is robust iff no attack is feasible.


Proof:

$\Rightarrow$  If TSO witness comes with a happens-before cycle  
 $st_{\text{A}} \rightarrow_{po}^t ld_{\text{A}} \rightarrow_{hb}^+ st_{\text{A}}$ .

$\Leftarrow$  Show that if  $P$  is not robust,  
then there is a feasible attack.

- Among the violating computations,  
we select  $\bar{C} \in C_{TSO}(P)$  with  $\#(\bar{C})$  minimal.  
By locality, only one thread  $t_A$  uses its buffer.  
Hence, (W1) holds.
- Initially, the attacker  $t_A$  executes under SC,  
so stores immediately follow their issues.  
 $\hookrightarrow$  This computation is embedded into  $\bar{C}_1$ .  
Eventually, the attacker starts delaying stores.  
 $\hookrightarrow$  Let  $st_{17}$  be the first store that is delayed.  
 $\hookrightarrow$  It gets delayed past several loads,  
the last being  $ld_{17}$ . Together, we get (W2).

Illustration:



- For the helpers, note that  $ld_{17} \rightarrow^{+} st_{17}$  through  $\bar{C}_2$   
by dichotomy.  
Consider the actions act with  
 $ld_{17} \rightarrow^{+} st_{17}$  act through the intermediary computations.  
Then act can be moved before  $ld_{17}$  using dichotomy.  
Hence, (W3)
- With cycle  $st_{17} \rightarrow^{+} ld_{17} \rightarrow^{+} st_{17}$ ,  
 $\bar{C}_4$  only needs to contain stores of the attacker  
that have been delayed past  $ld_{17}$ .

These stores are non-blocking, so the helpers can stop with the last action of  $\bar{t}_3$ .

We can moreover assume  $ld_{17}$  to be the program-order last action of the attacker.

(W4) holds.

- The early read could be avoided by moving  $ld_{17}$  to  $t_4$ .

This would save a delay and hence contradict minimality.

Together, we have a TSO witness of the attack

$(st_{17}, st_{16}, ld_{17})$

where  $st_{16}$  is the instruction of  $sd_{17}$  and  
 $ld_{17}$  is the instruction of  $ld_{17}$ .

□

### Note:

- The number of attacks is quadratic in the size of the program.
- Enumerate them and check each for a TSO witness.
- How to? Instrumentation - next.

## 10.4 Instrumentation

Goal: Consider program  $P$  with attack  $R = (t_R, \text{start}, \text{hist})$ .  
Characterise TSO witnesses of  $R$  in  $P$   
by SC computations in a program  $P_R$   
that is instrumented for attack  $R$ .

By instrumentation we mean we replace  
every thread in  $P$  by a modified version.

Envy:

- Unbounded store byts
- Unbounded happens-before dependencies.

### Instrumenting the attacker:

Idea:

- Emulate store buffering under SC  
using auxiliary addresses
  - ↳ When the attacker executes the delayed store  $st_A$ ,  
under SC it is done right behind the issue action.
  - ↳ To mimic store buffering,  $st_A$  now accesses  
an auxiliary address that helpers do not look.
  - ↳ Indeed, in  $\tilde{\tau}_A$  the helpers are no longer active  
and hence do not access the delayed stores.
- How many auxiliary addresses?
  - ↳ One per address in the program (last store).

Technically:

- Starting from  $st_A$  to address  $a$ ,  
stores are replaced by  $st_A^{\text{aux}}$  to addresses  $(a, d)$ .  $1/d = \text{delay}$ .
- As long as address  $a$  has not been written,  
 $(a, d)$  holds the initial value 0.  
When the attacker stores  $v$  to address  $a$ ,  
we set  $\text{mem}[(a, d)] = (v, d)$ .  
Hence,  $(a, d)$  always holds the most recent store  
to address  $a$ .

- A load  $r \leftarrow \text{mem}[a]$  of the attacker reaches value  $v$  from the buffer whenever  $\text{mem}[(a, d)] = (v, d)$ .

Otherwise  $\text{mem}[(a, d)] = 0$ , and the load obtains  $v = \text{mem}[a]$  from memory.

### Definition (Instrumentation of the attacker):

Consider thread for regs, \* init to begin  $\langle \text{last} \rangle^*$  end.

Let  $\tilde{\tau} = (\tau_A, \text{stinst}, \text{ldinst})$  be the attack.

The instrumentation of  $\tau_A$  for attack  $\tilde{\tau}$

is the thread:

$[\![\tau_A]\!] := \text{Thread for } \text{regs} \text{, } * \text{ init to }$

begin  
 $\langle \text{last} \rangle^*$  // Source code

$[\![\text{stinst}]\!]_{\tilde{\tau}_1}$  // Have to copy of source code

$[\![\text{ldinst}]\!]_{\tilde{\tau}_1}$

$[\![\langle \text{last} \rangle]\!]_{\tilde{\tau}_2}$  // Copy of source code.

end.

with

$[\![l_1 : \text{mem}[e_1] \leftarrow e_2 \text{ goto } l_2]\!]_{\tilde{\tau}_1} := \begin{cases} l_1 : \text{mem}[e_1, d] \leftarrow (e_2, d) \text{ goto } \tilde{l}_1; \\ \tilde{l}_1 : \text{mem}[a, d] \leftarrow e_1 \text{ goto } \tilde{l}_2; \end{cases}$

$[\![l_1 : r \leftarrow \text{mem}[e] \text{ goto } l_2]\!]_{\tilde{\tau}_2} := \begin{cases} \tilde{l}_1 : \text{assert } \text{mem}[(e, d)] = 0 \text{ goto } \tilde{l}_2; \\ \tilde{l}_2 : \text{mem}[h_b] \leftarrow \text{true} \text{ goto } \tilde{l}_{22}; \\ \tilde{l}_{22} : \text{mem}[(e, h_b)] \leftarrow 1 \text{ goto } \tilde{l}_{23}; \\ \tilde{l}_{23} : \text{mem}[(e, h_b)] \leftarrow 0 \text{ goto } \tilde{l}_{24}; \\ \tilde{l}_{24} : \text{mem}[(e, d)] \leftarrow (r, d) \text{ goto } \tilde{l}_2; \end{cases}$

$[\![l_1 : \text{mem}[e_1] \leftarrow e_2 \text{ goto } l_2]\!]_{\tilde{\tau}_2} := \begin{cases} \tilde{l}_1 : \text{mem}[(e_1, d)] \leftarrow (e_2, d) \text{ goto } \tilde{l}_2; \\ \tilde{l}_2 : \text{assert } \text{mem}[(e, d)] = 0 \text{ goto } \tilde{l}_{21}; \end{cases}$

$[\![l_1 : r \leftarrow \text{mem}[e] \text{ goto } l_2]\!]_{\tilde{\tau}_2} := \begin{cases} \tilde{l}_1 : \text{assert } \text{mem}[(e, d)] \neq 0 \text{ goto } \tilde{l}_2; \\ \tilde{l}_2 : (r, d) \leftarrow \text{mem}[(e, d)]; \text{ goto } \tilde{l}_2; \end{cases}$

$\llbracket l_1 : \text{local goto } l_2 \rrbracket_{T_2} := l_1 : \text{local goto } \widehat{l}_2;$

$\llbracket l_1 : \text{m fence goto } l_2 \rrbracket_{T_2} := \top$

Comment:

- Note that the instrumentation  $\llbracket \text{stinst} \rrbracket_{T_2}$  keeps the address used in the store in a fresh address  $l_1\widehat{l}_2$ .
- The instrumentation deletes fences as they failed to delay  $st$  over  $l_1\widehat{l}_2$ .
- The instrumentation  $\llbracket \text{ldinst} \rrbracket_{T_2}$  checks the value is not read early. Moreover, it sets a happens-before address ( $a, b$ ) to access level load,  $l_1a$ .  
It also sets a flag  $hb$  to forbid helper actions that do not contribute to happens-before path  $T_3$ .

Instrumenting helpers:

Idea: How to decide whether a new action act' is in happens-before relation with an earlier action act'' so that  $l_1a \xrightarrow{*_{hb}} \text{act}' \xrightarrow{*_{hb}} \text{act}''$ ?

Need to know two facts:

↳ Has the thread of act already contributed an action act' to  $T_3$ ?

In this case,  $\text{act}' \xrightarrow{*_{po}} \text{act}$ .

The information about such a contribution can be kept in the control-flow of the helper.

↳ Does  $T_3$  contain a load or store access to address  $l_1a$ ?

- If there was a load  $\text{act}' = ld$ , we can add a store  $\text{act} = st$  and get  $ld \xrightarrow{*_{hb}} st$ .

- If there was a store, we are free to add a load or a store.

↳ Need one auxiliary address  $(a, hb)$

pu address  $a$  in the program.

The addresses  $(a, hb)$  range over the domain

$\{0, lla, sta\}$

of access types.

It is sufficient to store the maximal access type w.r.t. the ordering:

$O(\text{no access}) < lla (\text{load access}) < sta (\text{store access}).$

Technically: The argumentation on a thread's contribution to  $\tilde{T}_3$  + access types is based on the following lemma.

Lemma:

(consider  $\tilde{\tau} = \tilde{\tau}_1 \cdot \text{act}_1 \cdot \tilde{\tau}_2 \in \text{CSC}(P)$ )

where for all  $\text{act}_2 \in \tilde{\tau}_2$  we have  $\text{act}_1 \rightarrow^{hb} \text{act}_2$ .

Then  $\tilde{\tau}.\text{act}$  satisfies  $\text{act}_1 \rightarrow^{hb} \text{act}$

iff (1)  $\exists \text{act}_2 \in \text{act}_1 \cdot \tilde{\tau}_2 : \text{thread}(\text{act}_2) = \text{thread}(\text{act}_1)$ ,

(2)  $\text{act}$  is a load whose address is stored in  $\text{act}_2 \cdot \tilde{\tau}_2$ , or

(3)  $\text{act}$  is a store (with issue) whose address is loaded or stored in  $\text{act}_2 \cdot \tilde{\tau}_2$ .

W.R.H.s, the instrumentation of helpers is as follows.

Definition (Instrumentation of helpers):

(consider Thread  $t$  reg $\approx r^*$  init to begin  $\langle \text{linst} \rangle^*$  end).

The instrumentation of  $t$  is

$\llbracket t \rrbracket := \text{Thread } \tilde{\tau} \text{ reg} \approx r, r^* \text{ init to }$

$\begin{matrix} \text{begin} \\ \llbracket \langle \text{linst} \rangle \rrbracket_{H_0}^* \end{matrix} \llbracket \langle \text{ldstns} \rangle \rrbracket_{H_1}^* \llbracket \langle \text{linst} \rangle \rrbracket_{H_2}^* \llbracket \langle \text{l} \rangle \rrbracket_{H_3}^*$

end

- Here,  $\langle \text{ld/stinst} \rangle^*$  is the subsequence of all load and store instructions. Their instrumentation  $\langle \text{ld/stinst} \rangle_{H_2}^*$  is used to move to the code copy  $\langle \text{linst} \rangle_{H_2}^*$
- Let  $\langle \ell \rangle^*$  be all labels used by the thread. The instructions  $\langle \ell \rangle_{H_3}^*$  raise a success flag when a TSO witness has been found.
- The instrumentation  $\langle \text{linst} \rangle_{H_0}^*$  of the original source code forces the helper to either enter the code copy  $\langle \text{linst} \rangle_{H_2}^*$  or stop when the hb-flag is raised.

The functions are as follows:

$$\langle l_1: \text{inst goto } l_2 \rangle_{H_0} := l_1: \underline{\text{assert}} \text{ mem[hb]} = 0 \text{ goto } l_x; \\ l_x: \text{inst goto } l_2;$$

$$\langle l_1: r \leftarrow \text{mem[e]} \text{ goto } l_2 \rangle_{H_2} := l_1: \underline{\text{assert}} \text{ mem[e, hb]} = \text{sla goto } \tilde{l}_x; \\ \tilde{l}_x: r \leftarrow \text{mem[e]} \text{ goto } l_2;$$

$$\langle l_1: \text{mem[e}_1\text{] } \leftarrow e_2 \text{ goto } l_2 \rangle_{H_1} := l_1: \underline{\text{assert}} \text{ mem[e}_1, \text{hb} \text{]} \geq \text{llda goto } \tilde{l}_{x_1}; \\ l_{x_1}: \text{mem[e}_1\text{] } \leftarrow e_2 \text{ goto } \tilde{l}_{x_2}; \\ \tilde{l}_{x_2}: \text{mem[e}_1, \text{hb} \text{]} \leftarrow \text{sla goto } l_2;$$

$$\langle l_1: \text{local/mfence goto } l_2 \rangle_{H_2} := \tilde{l}_1: \text{local/mfence goto } l_2;$$

$$\langle l_1: \text{mem[e}_1\text{] } \leftarrow e_2 \text{ goto } l_2 \rangle_{H_2} := \tilde{l}_1: \text{mem[e}_1\text{] } \leftarrow e_2 \text{ goto } \tilde{l}_x; \\ \tilde{l}_x: \text{mem[e}_1, \text{hb} \text{]} \leftarrow \text{sla goto } l_2;$$

$$\langle l_1: r \leftarrow \text{mem[e]} \text{ goto } l_2 \rangle_{H_2} := \tilde{l}_1: \tilde{r} \leftarrow e \text{ goto } \tilde{l}_{x_1}; \\ \tilde{l}_{x_1}: r \leftarrow \text{mem}[\tilde{r}] \text{ goto } \tilde{l}_{x_2}; \\ \tilde{l}_{x_2}: \text{mem}[\tilde{r}, \text{hb} \text{]} \leftarrow \max \{ \text{llda}, \text{mem}[\tilde{r}, \text{hb} \text{]} \} \\ \text{goto } l_2;$$

$$\llbracket l \rrbracket_{H_3} := \begin{aligned} & \tilde{\ell}: r \leftarrow \text{mem}[a\text{st}_H] \text{ goto } \tilde{\ell}_{x_1}; \\ & \tilde{\ell}_{x_1}: \tilde{r} \leftarrow \text{mem}[(\tilde{r}, h_b)] \text{ goto } \tilde{\ell}_{x_2}; \\ & \tilde{\ell}_{x_2}: \underline{\text{assert}} \ \tilde{r} \neq 0 \text{ goto } \tilde{\ell}_{x_3}; \\ & \tilde{\ell}_{x_3}: \text{mem}[\text{suc}] \leftarrow \text{true goto } \tilde{\ell}_{x_4}; \end{aligned}$$

Note:

In the instrumentation of loads,  $\llbracket l_1: r \leftarrow \text{mem}[c] \text{ goto } l_2 \rrbracket_{H_2}$ , auxiliary register  $\tilde{r}$  ensures that we do not overwrite the address given by  $c$  when modifying  $r$  (may be used within  $c$ ).

Theorem (Soundness and completeness of instrumentation):

If  $\mathcal{I}$  is feasible in program  $P$   
iff  $P_{\mathcal{I}}$  reaches a goal configuration under SC.

If goal configuration is a pair  $(pc, val)$   
with  $\text{val}(\text{suc}) = \text{true}$ .

Theorem:

- Program  $P$  is robust iff no instrumentation  $P_{\mathcal{I}}$   
reaches a goal configuration under SC
- If the data domain is finite and given as input,  
robustness is PSPACE-complete.

Proof:

Upper bound: We show that the complement of robustness,  
the non-robustness problem (given a program  $P$ ,  
check that  $P$  is not robust)  
can be solved in non-deterministic polynomial space (NPSPACE).  
By Savitch's theorem  $NPSPACE = PSPACE$ ,  
and hence non-robustness  $\in PSPACE$   
We negate the answer and get robustness  $\in PSPACE$ .

Essentially, we use that

$$\text{co-NPSPACE} = \text{co-PSPACE} = \text{PSPACE} (= \text{NPSPACE}).$$

To solve non-robustness in NPSPACE,

we guess a suitable attack  $P$

and compute the linear-size instrumentation  $P_T$ .

Then we guess a reaching path in  $P_T$ .

For the path, we only need to store

- the current configuration (works in linear space)
- the number of steps taken (works in linear space as well).

Return yes, if a goal configuration is reached.

Return no, if the search for a path deadlocks

or the number of steps exceeds the number of configurations

For the latter, note that

there are  $2^n$  configurations with  $n$  bits.

We need another  $n$ -bit to count to  $2^n$ .

Lower bound: We first give a reduction of SC-reachability


in Boolean programs to non-robustness.

Consider a single-threaded Boolean program  $P$



with control-location  $l$

Using a second thread and fresh variables,  
we append a Dikker cycle to  $l$ :



Then  $l$  is SC-reachable in  $P$

iff  $P'$  is not robust.

Since control-state reachability

$\Rightarrow$  PSPACE-hard, so is non-robustness.

$P'$

To see that also robustness is PSPACE-hard,  
consider a problem  $\text{Prob}$  PSPACE  
that we want to reduce to robustness.

Since PSPACE is closed under complement,  
we have

$$\text{co-Prob} \in \text{PSPACE}.$$

We just showed that non-robustness is PSPACE-hard.

Hence there is a reduction

$$f: \text{co-Prob} \rightarrow \text{non-Rob}$$

so that

instance  $i \in \text{co-Prob}$  iff  $f(i)$  is not robust.

Since  $i \in \text{co-Prob}$  iff  $i \notin \text{Prob}$ ,

we have

$i \in \text{Prob}$  iff  $f(i)$  is robust.

So function  $f$  is also a reduction of Prob to robustness. □