


10.3 Attacks on Robustness

Goal: Rephrase robustness in terms of a simple problem:
absence of sensible attacks.

Definition (Attacks):

- An attack is a triple $A = (t_A, st_{inst}, ld_{inst})$ consisting of
 - ↳ a thread $t_A \in TID$, called attacker,
 - ↳ a store instruction st_{inst} in t_A , and
 - ↳ a load instruction ld_{inst} in t_A .
- A TSO witness of A is a computation of the form



so that

- (W1) Only the attacker delays stores
- (W2) Store st_{st_A} is an instance of st_{inst} .
It is the first store of the attacker that is delayed.
- Load ld_{ld_A} is an instance of ld_{inst} .
It is the last action of the attacker overtaken by st_{st_A} .

- ↳ So τ_2 contains loads, assignments, asserts, and issues, but no fences and stores of the attacker.
- ↳ It may contain arbitrary actions from the other threads, called helpers.

- (W3) For all actions act in $ld_{ld_A} \tau_3 st_{st_A}$ we have $ld \rightarrow_{hb}^* act$.
Here, an $isu + st$ of a helper is counted as one action act .

(W4) Sequence τ_4 only consists of stores of the addresser that were issued before ld_{17} and have been delayed.

(W5) \forall these stores st satisfy $addr(st) \neq addr(ld_{17})$, which means ld_{17} has not read its value early.

If a TSO witness for \mathcal{A} exists, the attack is called feasible.

Example (Decker = SB):

$l_0: mem[x] \leftarrow 1$ goto $l_1;$ $l'_0: mem[y] \leftarrow 1$ goto $l'_1;$
 $l_1: r_1 \leftarrow mem[y]$ goto $l_2;$ $l'_1: r_2 \leftarrow mem[x]$ goto $l'_2;$

There is an attack $\mathcal{A} = (t_1, st_{inst}, ld_{inst})$

with $st_{inst} =$ the store at l_0
 $ld_{inst} =$ the load at l_2 .

\mathcal{A} TSO witness of the attack is

$\tau = (t_1, is_u) \cdot (t_1, ld, y, 0) \cdot \underbrace{(t_2, is_u) \cdot (t_2, st, y, 1) \cdot (t_2, ld, x, 0)}_{\tau_3} \cdot (t_1, st, x, 1)$
is_ust₁ ld₁₇ " " st₁₇

So attack \mathcal{A} is feasible.

The program contains a symmetric attack \mathcal{A}' with t_2 as the addresser.

Theorem (Characterisation of robustness with attacks):

Program P is robust iff no attack is feasible.

Proof:

\Rightarrow If TSO witness comes with a happens-before cycle
 $st_{17} \xrightarrow{t_{p0}} ld_{17} \xrightarrow{t_{h6}} st_{17}$.

\Leftarrow Show that if P is not robust,
then there is a feasible attack.

- Among the violating computations,
we select $\tau \in C_{\text{TSO}}(P)$ with $\#(\tau)$ minimal.
By locality, only one thread t_A uses its buffer.
Hence, (W1) holds.

- Initially, the attacker t_A executes under SC,
so stores immediately follow their issues.

\hookrightarrow This computation is embedded into τ_1 .


Eventually, the attacker starts delaying stores.

\hookrightarrow Let st_A be the first store that is delayed.

\hookrightarrow It gets delayed past several loads,
the last being ld_A .

Together, we get (W2).

Illustration:



- For the helpers, note that $ld_A \rightarrow_{hb}^+ st_A$ through τ_2
by dichotomy.

Consider the actions act with

$ld_A \rightarrow_{hb}^+ act$ through the intermediary computation.

Then act can be moved before ld_A using dichotomy.

Hence, (W3)

- With cycle $st_A \rightarrow_{po}^+ ld_A \rightarrow_{hb}^+ st_A$,

τ_4 only needs to contain stores of the attacker
that have been delayed past ld_A .

These stores are non-blocking, so the helpers can stop with the last action of τ_3 .

We can moreover assume ld_{i7} to be the program-order last action of the attacker.

(W4) holds.

- The early read could be avoided by moving ld_{i7} to τ_4 .
This would save a delay and hence contradict minimality.

Together, we have a TSO witness of the attack

$(\tau_4, st_{i7}, ld_{i7})$

where st_{i7} is the instruction of st_{i7} and ld_{i7} is the instruction of ld_{i7} .

□

Note:

- The number of attacks is quadratic in the size of the program.
- Enumerate them and check each for a TSO witness.
- How to? Instrumentation - next.